## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Yeo, et al.

Docket No.:

TSM03-0511

Filed:

Herewith

Examiner:

**TBD** 

Serial No.:

**TBD** 

Art Unit:

**TBD** 

For:

Multiple-Gate Transistors Formed on Bulk Substrates

Mail Stop: Patent Application Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

## INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Applicant wishes to bring to the attention of the Patent and Trademark Office the information noted on the enclosed form PTO/SB/08A that may be considered material to the examination of the above-identified application.

Pursuant to 37 CFR 1.98(a)(2)(i), as amended, copies of U.S. Patents cited are not being submitted. However, Applicant has included copies of the non-patent literature.

No fee is due at this time, as this Information Disclosure Statement is being filed concurrently with the patent application.

September 24, 2003

Date

Respectfully submitted,

Attorney for Applicant

Reg. No. 35,272

Slater & Matsil, L.L.P. 17950 Preston Rd., Suite 1000 Dallas, TX 75252 (972) 732-1001 (phone) (972) 732-9218 (fax)

Approved for use through 05/31/2003. OMB 0551-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for form 1449A/PTO							Complete if Known					
							Applica	tion Number				
INFORMATION DISCLOSURE							Filing D	ate	Herewith			
STATEMENT BY APPLICANT  (use as many sheets as necessary)						First Named Inventor Yeo, et al.						
						Art Unit TBD						
						Examiner Name TBD						
Sheet	T	1 of 1			Attorne	y Docket Number	TSMO	3-0511				
			<del></del>	•	U.S. P	ATENT	DOCUME	NTS				
Eveniner	Cito	Document Number  Dite  Number - Kind Code <sup>2 (if known)</sup>			Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Document			Pages, Columns, Lines		
Examiner Initials*	No.1								nt Relevant Passages or Releva Figures Appear		nt	
	Α	US-6,252,284 B1			06-26-2001		Muller, et al.					
	В	US-6,391,695 B1			05-21-2002		Yu					
	С	US-6,391,782 B1			05-21,2002		Yu					
	D	US-6,413,802 B1			07-02-2002		Hu, et al.					
,	E	US-6,432,829 B1			08-13-2002		Muller, et al.					
, riange de la company de la c	F	US-6,451,656 B1			09-17-2002		Yu, et al.					
	G	US-6,492,212 B1 12-10-200 US-		12-10-2002		leong, e	t al.					
					FOREIGI	N PATE	NT DOCU	MENTS				
								Pages, Columns, Lir				
Initials*	Cite No.1	Country Code <sup>3</sup> - Number <sup>4</sup> - Kind Code			. MM.DE		D-YYYY Applicant of Cited Doo		Where Relevant Pas or Relevant Figures A			
			07115	=	0100.407						===	
								TERATURE DOCUM				
Examiner	Cite	1			the article (when appropria og, etc.), date, page(s), vol			т2				
Initials*	No.	number(s), publisher, city and/or country where published.										
H HUANG, X., et al. "Sub-50 nm P-Channel FinFET," IEEE Transactions on Ele Devices, Vol. 48, No. 5 (May 2001) pp. 880-886.									Electron			
	1	YANG, F.L., et al. "35nm CMOS FinFETs," 2002 Symposium on VLSI Technology Digest of Technical Papers, (June 2002) pp. 109-110.										
	J	WONG, HS.P. "Beyond the Conventional Transistor," IBM Journal of Research and Development (March/May 2002) pp. 133-167.										
	K CHAU, R., et al. "Advanced Depleted-Substrate Transistors: Single-gate, Double-gate and Tri-gate," Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials, (2002) pp. 68-69.											
	L YANG, F.L., et al. "25nm CMOS Omega FETs," International Electron Devices Meeting, Digest of Technical Papers, (December 2002) pp. 255-258.											

Examiner	Date	
Signature	Considered	

LEOBANDUNG, E. "Wire-Channel and wrap-around-gate metal-oxide-semiconductor field-effect transistors with a significant reduction of short channel effects," Journal of Vacuum Science and Technology, Vol. B15, No. 6, (November/December 1997) pp. 2791-2794.

COLINGE, J.P., et al. "Silicon-on-Insulator "Gate -All-Around Device"," International Electron Devices Meeting, (1990) pp. 595-598.

M

N

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. Applicant's unique citation number (optional). See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an

application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.